

(51) International Patent Classification ⁶ : H04N 1/40, 5/30, 9/07	A1	(11) International Publication Number: WO 99/31874
		(43) International Publication Date: 24 June 1999 (24.06.99)

Published
With international search report.

An image sensor chip (100) is formed with the image sensor abutting up to three edges of the chip. Certain parts of the row logic (132) which are required to be adjacent to each of the rows are placed into the array (102), in place of certain pixels of the array. Those missing pixels are then interpolated.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

THREE-SIDED BUTTABLE CMOS IMAGE SENSOR

BACKGROUND

5 Each chip producer, or "foundry", often has its own set of rules regarding the sizes of chips that can be made in that foundry. A common limit is, for example, 20 x 20 mm². It is relatively difficult to form a large format image sensor, i.e., one larger than that.

10 Active pixel sensors have integrated amplifiers and other logic formed on the same substrate with the image sensor chip. This obviates certain problems that are associated with charge-coupled devices. The typical active pixel sensor chip has logic along at least two
15 edges of the chip. The other edges of the chip are typically formed with "guard rings" around the edge of the image sensor.

SUMMARY

 According to this system as disclosed herein, a
20 large format image sensor is formed from multiple, smaller, sensor chips. These chips are preferably active pixel sensors that require logic on chip to be associated with the pixels of the image sensor.

 Certain parts of the control structure, e.g., the
25 row addressing mechanism, needs to be individually associated with the rows of the image sensor. In a typical active pixel sensor, these parts were located along certain edges of the chip to avoid the otherwise need to run a large number of lines across the image
30 sensor to the rows. Other such structure can include a buffer to sample and hold results from the pixels, and other associated row structure.

- 2 -

Previous active pixel image sensors formed a continuous rectangle at some area on the chip. At least two of the other edges were masked by the support circuitry.

5 The presently-disclosed system goes against this established teaching. The chip driver circuitry is formed into the shape of two pixel pitches. The circuitry placed in a central, adjacent two columns in the image sensor. This leaves three sides of the sensor
10 array being close to the edge of the chip, and hence butttable to other similar chips. The multiple butted chip assembly is used to obtain a large format image.

The missing two pixels in the center of the array are interpolated from the neighboring sensor signals by
15 using standard software.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of the invention will now be described with reference to the attached drawings, in which:

- 20 Figure 1 shows a preferred embodiment with a plurality of butted chips;
 Figure 2 shows a close up of the butted area;
 Figure 3 shows the layout of the driver circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENT

25 An image sensor of the preferred embodiment is shown in FIG. 1.

FIG. 1 shows six of the specially-configured image sensor chips butted against each other. Each chip is preferably rectangular, although more generally, each of
30 the chips needs to have a first set of parallel edges, and a second set of parallel edges. Each of the chips has an image sensor portion and a control portion. The control portion includes a centralized control portion

- 3 -

130 adjacent a blocked edge of the chip, and a row-local control portion 132. The row-local control portion 132 runs up the center of the image sensor area 102, masking a central two pixels of the image sensor.

5 The image sensor portions 102 of the various separated chips are shown hatched in FIG. 1. Each image sensor is surrounded by a guard ring 103 that protects the image sensor, and biases the image sensor portion as appropriate. The guard ring is typically about 40 μm in
10 size.

There can be a small space 107 between the two adjacent chips 106, 109 due to the roughness of the edges. The small space is typically of the order of μm .

Hence, the adjacent image sensor areas abut
15 against each other with a separation equal to two guard rings (e.g., 80 μm), and the roughness space. If 40 μm pixels are used, then the distance between the adjacent image sensor areas is within 2-4 pixels. This distance between adjacent image sensor areas is preferably small
20 enough that the missing pixels can be interpolated using standard missing pixel interpolation techniques. Preferably, the distance is less than 2 pixels. Similarly, image sensor area 102 also abuts against image sensor area 108 of chip 110. As can be seen, the image
25 sensor areas of each of the chips abut against each other.

FIG. 2 shows a close up in the area 120. The pixel columns 200 and 202 are located in the chip 100, as is the guard ring 103. The pixel columns 204 and 206,
30 and the guard ring 208, are located in the chip 106. A small space 210 is located between the chips.

Generically, the image sensor should extend up to the edge, which means that no circuitry other than the guard ring is formed between the image sensor and the

- 4 -

edge of the substrate. More preferably, the image sensor comes within 1 pixel pitch of the edge, thereby allowing interpolation to reconstruct any missing pixels.

Hence, the pixels 204 are those adjacent pixels
5 202 or separated by a space that is preferably less than one - two pixels wide. The array of image sensors 99 therefore forms a system where each pixel is separated from each adjacent pixel in the adjacent image sensor by an amount that is small enough to allow interpolation of
10 the missing space, to thereby obtain an uninterrupted image.

FIG. 3 shows a close up of the area 122 in FIG. 1. The center two pixels of the image sensor include drivers 300, 302 for each of the pixel rows. These can be bit
15 decoders to select the rows, or shift registers which select one row after another. SRAM 304 stores temporary results, and also buffers the information as needed. Connections 306 can couple commands to the row circuitry. The overall chip driver 310 can be the same as
20 conventional, including A/D converters for each column and the like. Element 312 also preferably include a two-pixel interpolator that is used to interpolate for the missing pixels at areas 105 and 107. Pixel interpolation is well known in the art, and is described, for example,
25 in US Patent no. 4,816,913. More preferably, the pixel interpolation is done in software.

Although only a few embodiments have been described in detail above, other embodiments are contemplated and are intended to be encompassed within
30 the following claims. For example, the row support circuitry can be different in shape than the described system. In addition, other modifications are contemplated and are also intended to be covered. For example, while this system suggests the row-drivers being
35 in the center of the image sensor, they could be off

- 5 -

center in a location, for example, that is statistically less likely to matter in the final image. Center is preferred, since this equally spaces the pixel gaps between chips and in the chip center.

- 6 -

What is claimed is:

1. A CMOS image sensor circuit, comprising:
a first CMOS image sensor substrate, said
substrate having an image sensor portion arranged in an
array of rows and columns, and image sensor logic on said
substrate, said logic being electrically connected to
said image sensor portion, said image sensor logic
including row logic associated with each of said rows
individually, and chip logic associated with parts of
said image sensor other than said rows individually,
said substrate formed to have at least a first set
of parallel edges including a first edge and a second
edge, and a second set of parallel edges, different than
said first set of parallel edges, said second set of
parallel edges including a third edge and a fourth edge,
said image sensor extending between said first
edge, said second edge, and said third edge, with no
circuitry being located between said image sensor and any
of said first, second or third edges, such that a first
area adjacent said first edge of the chip includes first
pixels of the image sensor, a second area adjacent said
second edge of the chip includes image sensors, and a
third area adjacent said third edge of the chip includes
image sensors,
said row logic being physically located inside
said image sensor in place of a plurality of pixels of
the array forming said image sensor.
2. A circuit as in claim 1 wherein said row
logic is formed in place of two columns of the array
forming the active pixel sensor.

- 7 -

3. A circuit as in claim 1 wherein said image sensor extends within two pixel pitches of first, second, and third edges of the chip.

4. A circuit as in claim 3 wherein said first and second edges are perpendicular to said third and fourth edges.

5. A circuit as in claim 1 further comprising an interpolation element, operating to interpolate pixels which would have impinged on areas of said image sensor portion.

6. A circuit as in claim 1 wherein said row logic is in the center of the plurality of pixels forming the image sensor.

7. A circuit as in claim 1 wherein the ends of
5 the image sensor includes a guard ring.

8. A method of operating a large format image sensor, comprising:

first obtaining an image sensor chip which has first and second edges where said image sensor comes
10 within two pixel pitches of said first and second edges, and includes row selecting logic in place of a plurality of central pixels of the image sensor;

abutting said image sensor chip against a similar image sensor chip of corresponding construction; and
15 interpolating missing pixels caused by both said row select logic and by spaces between said image sensor chips.




FIG 1




FIG 2




FIG 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US98/26526

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : H04N 1/40, 5/30, 9/07

US CL : 250/208.1; 257/231, 443; 348/282, 302

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : Please See Extra Sheet.

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Please See Extra Sheet.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4,668,333 A (TANDON ET AL) 26 May 1987 (26/05/87), see entire document.	1-8
A	US 4,698,131 A (ARAGHI ET AL) 06 October 1987 (06/10/87), see entire document.	1-8
A	US 5,031,032 A (PERREGAUX ET AL) 09 July 1991 (09/07/91), see entire document.	1-8
A	US 5,282,057 A (MAILLOUX ET AL) 25 January 1994 (25/01/94), see entire document.	1-8

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*G* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

11 FEBRUARY 1999

Date of mailing of the international search report

25 FEB 1999

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

JOHN LEE

Telephone No.

(703) 308-0956

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US98/26526

B. FIELDS SEARCHED

Minimum documentation searched

Classification System: U.S.

250/208.1; 257/231, 443; 348/282, 302; 250/214A, 214R, 214.1; 257/225, 232, 291, 292, 293, 431, 444, 452;
348/281, 283, 272, 294, 300, 301

B. FIELDS SEARCHED

Electronic data bases consulted (Name of data base and where practicable terms used):

APS USPAT FILE

search terms: image array, image sensor, imaging array, imaging sensor, large format, interpolate, interpolated, interpolating, pixel, pixels, abutting, CCD

